Reg. No.

Question Paper Code : 57281

B.E./B.Tech. DEGREE EXAMINATION, MAY/JUNE 2016

Third Semester

Electronics and Communication Engineering

EC 6302 – DIGITAL ELECTRONICS

(Common to Mechatronics Engineering and Robotics and Automation Engineering)

(Regulations 2013)

Time : Three Hours

Maximum : 100 Marks

Answer ALL questions.

 $PART - A (10 \times 2 = 20 \text{ Marks})$

1. Prove the Boolean theorems : (a) x + x = x

(b)
$$x + xy = x$$

2. Define Noise margin.

3. Write the design procedure of combinational circuit.

4. Draw the combinational circuit that converts 2 coded inputs into 4 coded outputs.

5. Differentiate synchronous and asynchronous sequential circuits.

6. Give the truth table of transparent latch.

7. Give the classification of programmable logic devices.

8. How the bipolar RAM cell is different from MOSFET RAM cell ?

9. What is Hazard ? Give its types.

10. Define critical race and give the methods for critical-race free state assignment.

1

57281

$PART - B (5 \times 16 = 80 marks)$

Simplify the following Boolean function F, using Quine Mccluskey method and 11. (a) verify the result using K-map $F(A, B, C, D) = \Sigma (0, 2, 3, 5, 7, 9, 11, 13, 14)$ (16) OR Draw and explain Tri-state TTL inverter circuit diagram with its (b) .(i) (10) operation. mplement the following function using NAND and inverter gates. · (6) (ii) $\mathbf{F} = \mathbf{A}\mathbf{B} + \mathbf{A'B'} + \mathbf{B'C}$ (i) , Design a 4-bit magnitude comparator with 3 outputs : A > B, A = B, (a) 12. (8) $A_{\star} < B.$ (8) Design a 4 bit binary to gray code converter. (ii) OR Implement the following Boolean function using 8×1 Multiplexers. (i) (b) · **(8)** F (A, B, C, D) = Σ (1, 3, 4, 11, 12, 13, 14, 15) Explain the concept of carry look ahead adder with neat logic diagram. (8) (ii) (16) Design a 3-bit synchronous counter using D-flip flop. (a) 13. OR Draw and explain the 4-bit SISO, SIPO, PISO and PIPO shift register with . (b) (i) (12) its waveforms. (4) Realize D flip-flop using SR flip-flop. (ii) 57281

compression, OCR, web optimization using a watermarked evaluation copy of CVISION

14. (a) (i)

Implement the following function using PLA.

F1 (x, y, z) = Σ m (1, 2, 4, 6)

F2 (x, y, z) = Σ m (0, 1, 6, 7)

F3 (x, y, z) = Σ m (2, 6)


(ii) Write short notes on FPGA.

OR

- (b) (i) Explain memory READ and WRITE operation with neat timing diagram. (8)
 - (ii) E_{λ} plain the organization of ROM with relevant diagrams.
- 15. (a) Design an asynchronous sequential circuit with two inputs X₁ and X₂ and with one output Z. When X₁ is 0, the output Z is 0. The first change in X₂ that occurs while X₁ is 1 will cause output Z to be 1. The output Z will remain 1 until X₁ returns to 0. (16)

OR

(b) Construct the transition table, state table and state diagram for the more sequential circuit given below. (16)



57281

(12)

(4)

(8)